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Abstract— The creation of short-channel length MOSFET’s
requires shallow junctions and thin gate dielectrics to maintain Wd = ..~J~L[,8(J7 + VL~ + VBs)]1’2 (2)
long channel behavior. The focus of this paper is the creation of
shallow source/drain junctions by Proximity Diffusion with
Rapid Thermal Processing (RTP). PMOS devices were ~ is the minimum channel length required, A is a
fabricated using Borofllm 100 Spin on Dopant with temperatures proportionality factor, x~ is the junction depth, t0,~ is oxide
of 950° and 1000° for 10 and 20 seconds ramped at 30 degrees per thickness, and (w~ + Wd) is the sum of source and drain
second. The source and drain regions are defined by the depletion depths, as described by equation (2):
patterned polysilicon gate, which is also doped during this
process. A 100 A gate oxide is used, incorporating nitrogen to
reduce boron diffusion through the gate. The devices were tested
and working transistors were found down to 0.6 micron mask
defined gate lengths. The threshold voltage for these devices was (3)
found to be -3.1 Volts. Samples sent out for analysis by
Secondary Ion Mass Spectrometry (SIMS) to profile the boron
diffusion. The approximate junction depth was found to be
between 30 and 40 A for the sample ran at 950° C for 10 seconds where the bulk Debye length is shown is equation (3) and f3
= (kT/q)’. VDS is the drain-source voltage, VbI is the build in
voltage, and VBS is the body to source bias.
Index Terms—Proximity diffusion, Rapid Thermal Processing 100
(RTP), shallow junctions, device scaling
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I. INTRODUCTION .3 Prox mity Di
T he demands of the semiconductor industry push device -Jsizes ever smaller. To conti ue the trends of the past 40
0.1years materials and processing obstacles will have to be Proximity Diffusion WI IOOA Gat:: 0 4 pm
overcome. The creation of short-channel length MOSFET’s
11,11116 I1Il,HlI1lI1lII
1E-3 1E.2 IE.l IE+O 1 +1 1E+2 1+31E+4 [+6requires shallow junctions and thin gate dielectrics to maintain 0.01
long channel behavior Xj * t0~, * (w~ + Wd)2 (1Jm3*A)
Power supply voltages and electric fields do not scale Fig. 1 This figure shows the relationship between junction
nicely with device dimensions. Some potential problems with depth, gate dielectric thickness, doping levels and the
smaller dimensions are hot carrier injection, punchthrough minimum channel length to maintain long-channel behavior.
breakdown between source and drain, gate oxide breakdown, The standard SMFL CMOS process is shown (2.1 microns)
and other short channel effects. Brews et al. took this up and and the process used in this project (0.4 microns). [1]
developed an empirical relation for a minimum channel length
to maintain long channel behavior, Eq. (1). [1] Traditionally, doping has been performed by ion
implantation. The formation of shallow, highly doped
Lmin = A[x1t~w~ + wd)2 j113 (1) junctions requires a low thermal budget and large dose. Ion
implantation induces damage in the implanted substrate that
requires a separate annealing step to repair this damage as
This work is part of the senior design project requirement for a B.S. Degree well as activate the dopants. Proximity diffusion performed
in Microelectronic Engineering at the Rochester Institute of Technology with rapid thermal annealing produces little damage to the
(RIT). This was presented at the 24~’ Annual Microelectronic Engineering
substrate and eliminates the need for a separate thermalConference at RIT, May 16, 2006.
S. W. Kenny is with the Microelectronic Engineering Department at kIT, annealing step. The resulting dopant profile is both highly
Rochester, NY 14623 USA (e-mail: swk8173@rit.edu).
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Fig. 4 A zoomed in view of the proximity diffusion process.
The various dopant fluxes are labeled. [3]
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Fig. 2 Figuring showing relationship between a shallow
junction depths and small radius of curvature and decreasing
junction breakdown voltage. [2]
Fig. 2 shows the reduction in junction breakdown voltage
as a function of shallower junction depths. This is due to the
resulting electric field from the decreased radius of curvature.
II. PROXIMITY DIFFUSION
Proximity uses inert disk, such as a wafer in this case, with
a deposited SOD layer. The source wafer is prepared by
coating Borofilm 100 ramped to 3000 RPM. It is then baked
at 200°C for 20 minutes in an air ambient.
The device wafer is HF dipped to remove any native oxide,
and placed in an AG 610A Rapid Thermal Processor
separated from the source wafer by 300 micron silicon carbide
spacers. This setup is shown in fig. 3.
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Fig. 3 An illustration of proximity diffusion being performed
in an RTP system. [3]
The temperature is then ramped at 30° C per second up to
the soak temperature. As the wafers are heated the Boron in
the SOD layer diffuses out of the source wafer and is absorbed
onto the device wafer by gas phase transport. A small surface
reaction occurs resulting in a thin oxide. The Boron then
diffuses into the device wafer.
III. DEVICE FABRICATION
The process flow is shown in fig. 5. The n-well doping
is ion implanted to a surface concentration of 1x1017 cm3. A
field oxide is grown and patterned. The 100 A gate oxide
incorporated nitrogen to limit boron diffusion through the gate
into the channel. Polysilicon is deposited and patterned. The
proximity diffusion process is done forming the source/drain
regions as well as doping the poly gate. Finally, a TEOS ILD
is deposited, contact cuts etched, and aluminum sputtered.
Implant Phosphorus @ 100 keV 1.25E15 cm-2
Grow 2,500 A Field Oxide and Pattern
Grow 100 A Gate Oxide with N20 and Deposit Poly
N5= 1E17 Phosphorus
I
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Deposit 4,000 A TEOS and Pattern CC’s
N5 1E17 Phosphorus
I
Deposit 0.75 pm Aluminum and Pattern
‘Ti
N5= 1E17 Phosphorus
Fig. 5 Illustration of the PMOS transistor fabrication process.
One major processing issue was encountered. After
performing the proximity diffusion process, 4,000 A of TEOS
was deposited to serve as an ILD. The contact cuts were wet
etched in buffered oxide etch with surfactants. The
photoresist was removed and an RCA clean process was
performed prior to Aluminum deposition. During the RCA
clean, significant amounts of TEOS was removed. After the
subsequent aluminum deposition, some peeling of the metal
occurred. The most likely explanation is the proximity
diffusion process left a very thin layer of Borosilicates causing
the adhesion problems for the TEOS and peeling under stress.
The metal adhesion problem was due to the underlying TEOS.
The proposed solution is to perform an RCA clean
immediately after the proximity diffusion process.
IV. RESULTS
The devices were tested and working transistors were found
down to 0.6 micron mask defined gate lengths. Since the
processing was done using g-line lithography the resolution of
small gate lengths is limited.







Fig. 6 Id vs. Vd Family of curves for different gate voltages,
0.6 micron device with a 10 second diffusion at 950 degrees.
The threshold voltage for these devices was found to be -
3.1 Volts. A threshold voltage adjustment implant could be
performed in the future if needed. It was also determined that
the drain/source junction breakdown voltage matched the
theoretically expected values for ultra-shallow junctions with
a small radius of curvature.
950~ C for 10 seconds
L0.6um W=l2um
Vg (V)
Fig. 7 Id vs. Vg characteristics for a 0.6 micron gate length
PMOS transistor. The threshold voltage is extracted and







The SIMS analysis in Fig. 8 shows a very high surface
concentration with a junction depth of 30 to 40 A. The
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Fig. 8 SIMS analysis results showing the boron dopant
profile.
V. CONCLUSIONS
This was the first attempt at proximity rapid thermal
diffusion for patterned wafers here at RIT. The process
produced good working sub-micron PMOS devices down to
0.6 microns. This work provides a base for further research
work on scaled devices.
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